



Fig. 1 Prior art










Fig. 2 (c)




Fig. 3 (a)




Fig. 3 (b)





Fig. 4 (a)


	VBL	VwL	Vsl	VDPW
Program	5V	-10V	Float	0V
Erase	Float	10V	-81	-8V
Read	0V	OV	1.5V	07

Fig. 4 (b)


ERASURE OPERATION



PROGRAMMING OPERATION



READ OPERATION








Fig. 6




Fig. 7 (a)




Fig. 7 (b)




Fig. 8 (a)

	VBL	VWL	Vsc	V _{SL}	VDPW
Program	5¥	-10V	0V	Float	OV
Erase	Float	107	-6∀	-8V	-81
Read	0V	OV	5V	1.5V	OV

Fig. 8 (b)

ERASURE OPERATION




Fig. 9 (a)

PROGRAMMING OPERATION




Fig. 9 (b)

READ OPERATION




Fig. 9 (c)




Fig. 10 (a)




Fig. 10 (b)




Fig. 11 (a)

	V _{BL}	VWL	V _{SL}	V DPW
Program	5V	-10V	Float	OV
Erase	Float	10V	-8V	-87
Read	0V	4V	1.57	07

Fig. 11 (b)

ERASURE OPERATION




Fig. 12 (a)

PROGRAMMING OPERATION




Fig. 12 (b)

READ OPERATION




Fig. 12 (c)

PN Junction × Memory cell Source line selection transistor $\mathop{\textstyle \bigotimes} \mathsf{Deep} \ N^{^{\dagger}} \mathsf{we} \, \mathsf{II}$ MBLI SGB_MI <u>LBL</u>I MBL2 CNW SGB_{M2} LBL2 $\dot{\mathbf{W}}_{\mathbf{L}}\dot{\mathbf{W}}\dot{\mathbf{L}}\dot{\mathbf{W}}\dot{\mathbf{L}}\dot{\mathbf{W}}\dot{\mathbf{L}}\dot{\mathbf{W}}\dot{\mathbf{L}}\dot{\mathbf{W}}\dot{\mathbf{L}}_{\mathbf{I}}$ Deep X16 X16 LGI X16 ${\rm SLG}$ SLG SLG LG2 Fig. 13




Fig. 14




Fig. 15